EE 508 Lecture 42

Digital/Analog Filter Comparisons Some Recent Filter Structures

Theorem: Any FIR filter is linear phase if the impulse response is symmetric or antisymmetric

Digital Filter Properties **Review from last lecture**

$$
X_{IN}(t)
$$
\n
$$
X_{IN}(t)
$$
\n
$$
X_{IV}(t)
$$
\n
$$
X_{IV}(t)
$$
\n
$$
Y_{IV}(t)
$$

$$
y(nT) = \sum_{i=0}^{m} a_i x(nT - iT) + \sum_{i=1}^{n} b_i y(nT - iT)
$$

An Implementation of a Digital Filter

Delay Element

Multiply Element

An Implementation of a Digital Filter **Review from last lecture**

An Implementation of an Analog Filter

- Can be viewed as analogous implementations
- Neither particularly practical
- Many other architectures for both analog and digital filters
-

Alternate Implementations of an FIR Digital Filter **Review from last lecture**

Alternate Implementations of IIR Digital Filter **Review from last lecture**

Excessive delay elements but not of as much concern as excessive Integrators

Does Digital Filter Overcome Limitations **Review from last lecture**

- A Transfer functions sensitive to component and process variations
- D Transfer function part of H(z) not sensitive to process variations
	- Transfer function sensitive to coefficient quantization
	- ADC and DAC minimally sensitive to process variations but highly sensitive to mismatch
- A Distortion inherent due to nonlinearities in components (particularly amplifiers)
- D Transfer function part of H(z) not sensitive nonlinearity of components - ADC and DAC sensitive to nonlinearity of components
- A Power dissipation can be large
- D Power dissipation can be large due to a large number of arithmetic operations during each clock cycle
	- ADC and DAC dissipate considerable energy for high resolution or high speed

Does Digital Filter Overcome Limitations **Review from last lecture**

- A Area gets large, often unacceptably so for very low frequency poles and even of concern for audio-frequency poles
- D Area for DSP in Digital Filter can be large
	- ADC and DAC can become large if high resolution is required
	- No area penalty for low frequency operation of digital system
- A Programmability introduces considerable complexity (with existing approaches)
- D Programmability of filter characteristics is very efficient with digital filter approach
- A Making minor changes in filter requirements often necessitates a major redesign effort
- D Making minor or even major changes in filter requirements requires minimal effort with digital filter approach

Digital Filter Design Issues **Review from last lecture**

Order of Digital Filters Can be Large

- 128 or more delay elements are not uncommon
- Can achieve very steep transitions from passband to stop band
- High Q poles can be practically realized
- Particularly attractive for filtering low-frequency signals
- Large number of adds and multiplies slows response of the filter
- ARMA filters invariably are of lower order than FIR filters for given transition requirements
- FIR filters inherently stable

Architectural Issues

- Many different filter architectures
- Must be sure to not overflow registers during intermediate calculations
- Order of operations for given architecture can affect performance
- Coefficient sensitivity can be high
- Number of bits of resolution on coefficients affects multiply and add times
- Some work on filters where all coefficients are power of 2 (multiplies become simply shifts)
- Concerns about how many intermediate memory locations are required

Architectural Issues

- May not be easy to assess overflow concerns without overdesign since intermediate totals dependent upon input
- Architecture affects number of arithmetic operations
- Large number of operations can introduce noise into substrate which of concern with systems with extreme SNR where ADC and DAC are on-chip
- Some architectures and some approximations naturally support parallel operations

- Extreme precision possible with right order and good implementation
- Time and amplitude quantization both affect performance
- Not practical for applications that have very high frequency poles (due to both data converter and filter limitations)
- Power dissipation can be large if many arithmetic operations are required
- ADC and DAC design efforts can be substantial
- ADC and DAC may require considerable area and power
- Significant effort in design of computer or DSP to drive the digital filter

- Though process variations in digital filter not of concern, they do affect the ADC and DAC designs beyond matching (e.g. clock skew)
- Big step in area and power to implement the DSP and filter
- Switched Capacitor filters have some properties of a digital filter (timequantization and thus H(z) instead of T(s)) and some of analog filters but overhead for implementing a lower-order filter with SC techniques is relatively small
- DAC often not required since decisions are often made in digital logic and no subsequent analog output is required
- One (of many) applications that favor use of digital filters is in output filtering and decimation in delta-sigma ADCs

- Digital filters are vulnerable to aliasing
- Digital filters are expensive
- Digital filters limited to relatively low frequency operation (due to both the data converters and the adds/multiplies)
- Digital filter intermediate results can be stored for later analysis
- The H(z) portion of the digital filter benefits from technology scaling
- The $H(z)$ portion does not drift with time or temperature
- H(z) can be easily tweaked or even modified with software

- Implementations of digital filters in FPGAs appears to be a topic of interest itself
- Digital filter design a significant component of the topic of digital signal processing
- Entire graduate level course could be dedicated to topic of digital filter design

SECTION 6 DIGITAL FILTERS Walt Kester

COMPARISON BETWEEN FIR AND IIR FILTERS

SECTION 6 DIGITAL FILTERS Walt Kester

 $\frac{N}{2}$

DIGITAL VERSUS ANALOG FILTERING

- Both approaches have advantages and limitations
- Digital filters particularly attractive if DSP already available and if ADC and DAC are necessary for other purposes or if decisions in system must be made in the digital domain
- Digital filters also attractive if much of the signal processing will occur in the digital domain of a system
- Digital filters have replaced analog filters in many applications

Internally Compensated 7T Op Amp Externally Compensated 7T Op Amp

- Electrical Characteristics are Similar
- Have a single energy storage element, C_c

- Behaves as Transresistance Integrator !
- Though the first commercial OTA was introduced in late 1960's the use of OTAs to design filters received almost no attention for almost 15 years
- Concept developed for a two-stage externally compensated op amp, basic properties exist for most high output impedance op amps

For Convenience, Consider Externally Compensated 9T Op Amp

- Behaves as Voltage Integrator !
- Though concept developed for a two-stage externally compensated op amp, basic properties exist for most low output impedance op amps

Op Amp or Integrator?

$$
\overline{V_{\scriptscriptstyle{IN}}}^{}\equiv\overline{}^{}\overline{s}
$$

Amplifier or LP Filter or Lossy Integrator?

r cитатном Active R filters: Active filters using only resistors and amplifiers MA Soderstrand - 8th Asilomar Conf. Circuits, 1974 Save 59 Cite Cited by 7 Related articles

A bandpass filter using the operational amplifier pole

KR Rao, S Srinivasan - IEEE Journal of Solid-State Circuits, 1973 - ieeexplore.ieee.org The pole of an operational amplifier and a grounded capacitor are used for obtaining a high Q bandpass function. The utilization of the pole of the operational amplifier enables the extension of its useful frequency range. The gain and the bandwidth of the operational amplifier are the primary factors determining the filter performance. The experimental results of a low-sensitivity filter circuit are presented. The circuit is suitable for integration. Save **DD** Cite Cited by 85 Related articles All 6 versions

Active R filters: review of theory and practice
JR Brand, R Schaumann - IEE Journal on Electronic Circuits and Systems, 1978 - IET
... procedures for 1st-. 2nd- and higher-order **active R filters**: it is shown that the 1st \hat{x} Save \hat{y} Cite Cited by 109 Related articles All 5 versions Scholar: Dec 2024

Design of active R filters using only resistors and operational amplifiers
MA SODERSTRAND - International Journal of Electronics 1976 - Tavlor & Francis ... In this section, we shall consider the practical applications of **active R filters** presently and in the futr~re. Emphasis will be on the difficulties cncountered, on how they effect implementat,...
☆ Save = 55 Cite =

- In about 1974 Michael Soderstrand introduced this concept for building high-frequency filters and termed these "Active-R" filters
- Concept of incorporating op amp pole in determining filter response reported a bit earlier
- The compensation capacitor in the op amp serves as the energy storage element in the filter
- Can operate at very high frequencies but many problems with linearity and accuracy

Selected Recent Publications on Analog Filter Design

ISCAS 2024

0.5V 32nW Inverter-Based Gm-C Filter for **Bio-Signal Processing**

Ali Namdari, Orazio Aiello, Daniele D. Caviglia ¹ DITEN, University of Genova ali.namdari@edu.unige.it; orazio.aiello@unige.it; daniele.caviglia@unige.it

180nm CMOS w0: 470 Hz

Fig.1. The proposed universal multi-mode Gm-C filter

0.5 V Fully Differential Universal Filter Based on Multiple Input OTAs

WINAI JAIKLA^{O1}, FABIAN KHATEB^{O2,6}, MONTREE KUMNGERN^{O3},
TOMASZ KULEJ^{O4}, RAJEEV KUMAR RANJAN⁵, (Member, IEEE), **AND PEERAWUT SUWANJAN¹**

IEEE Access, Oct 2020

180nm Process, fo=1Hz

FIGURE 3. Proposed fully differential universal filter.

TCAS I May 2021

Synthesis of High-Order Continuously Tunable Low-Pass Active-R Filters

Adriana C. Sanabria-Borbón[®], Member, IEEE, and Edgar Sánchez-Sinencio[®], Life Fellow,

TSMC 180nm process, $\,{\mathsf w}_0^{}$ from 1 to 50 MHz

CMOS Analog Filter Design for Very High Frequency Applications

Luis Abraham Sánchez-Gaspariano ^{1,*}, Carlos Muñiz-Montero ², Jesús Manuel Muñoz-Pacheco ¹⁰, Carlos Sánchez-López ³⁰, Luz del Carmen Gómez-Pavón ¹⁰, Arnulfo Luis-Ramos ¹ and Alejandro Israel Bautista-Castillo²⁰

180nm process, approx. 400MHz operation

Electronics 2020, 9, 362

9 of 17

Figure 5. Q enhanced bandstop gm-C biquad filter.

A 0.6-V Power-Efficient Active-RC Analog Low-Pass Filter With Cutoff **Frequency Selection**

Fernando Lavalle-Aviles[®], Member, IEEE, and Edgar Sánchez-Sinencio[®], Life Fellow, IEEE

130 nm CMOS Process

Fig. 1. FD LV fourth-order Butterworth filter implementation.

JSC July 2020

Analysis and Design of a 260-MHz RF Bandwidth +22-dBm OOB-IIP3 Mixer-First Receiver With Third-Order Current-Mode Filtering TIA

Giacomo Pini[®], Student Member, IEEE, Danilo Manstretta[®], Member, IEEE, and Rinaldo Castello[®], Life Fellow, IEEE

Fig. 1. Schematic representation of the CG-based TIAs and the corresponding impedance magnitude plots. (a) Filtering CG, (b) regulated cascode, (c) regulated cascode with frequency-dependent negative capacitance, and (d) simplified schematic for loop gain calculation and $i_{\text{out}}/i_{\text{in}}$ frequency response of (a) – (c)

A 0.9V 3rd-Order Single-OPAMP Analog Filter in 28nm CMOS-bulk

Marcello De Matteis^{1,2}, Andrea Donno^{3,4}, Stefano Marinaci⁴, Stefano D'Amico^{3,4}, Andrea Baschirotto^{1,2}

From IEEE Int. Workshop on Advances in Sensors and Interfaces, June 2017

"The scheme take advantage of the efficient Active-gm-RC filter [3], which exploits the Opamp unity gain bandwidth (COUGBW) to synthesize the transfer function."

 $g. 1 -$ Single ended architecture of the proposed analog filter

[3] A. Donno, S. D'Amico, M. De Matteis, A. Baschirotto "A 150MHz 3rdorder single Opamp continuous-time analog filter in 28nm CMOS technology" Proceedings of the IEEE International Conference on Electronics, Circuits, and Systems, ICECS 2015, Cairo (Egypt); 6-9 December 2015 (DOI: 10.1109/ICECS.2015.7440274).

A 0.9V 600MHz 4th-Order Analog Filter with Feed-Forward Compensated OPAMP in CMOS 28nm F. Ciciotti, M. De Matteis, and A. Baschirotto

PRIME Conference, June 2017

"The transfer function is obtained with the cascade of two Active-RC Rauch biquadratic cells. Each cell is based on a novel OPAMP optimized for very high frequency operation achieving a Unity Gain Bandwidth (UGBW) > 7GHz."

Fig. 1. Filter chain.

This is actually a bridged-T structure !

M. Tohidian, I. Madadi, and R. B. Staszewski, "Analysis and design of a high-order discrete-time passive IIR low-pass filter," *IEEE J. Solid-State Circuits*, vl. 49, no. 11, pp. 2575–2587, Nov. 2014.

. 1. A 4^{th} -order real-pole passive-SC LPF [2].

S. Iida, "Filter circuit, integrated circuit, communication module, and communication apparatus," U.S. Patent 0 334 348 A1, Nov. 13, 2014.

 \exists ig. 3. A 4th-order complex-pole filter [21].

A 0.49–13.3 MHz Tunable Fourth-Order LPF with Complex Poles Achieving 28.7 dBm OIP3

Pedram Payandehnia[®], Student Member, IEEE, Hamidreza Maghami, Student Member, IEEE, Hossein Mirzaie[®], Student Member, IEEE, Manjunath Kareppagoudr, Student Member, IEEE, Siladitya Dey, Student Member, IEEE, Massoud Tohidian, Member, IEEE, and Gabor C. Temes, Life Fellow, IEEE

IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS–I: REGULAR PAPERS, VOL. 65, NO. 8, AUGUST 2018

A 0.49–13.3 MHz Tunable Fourth-Order LPF with Complex Poles Achieving 28.7 dBm OIP3

Pedram Payandehnia[®], Student Member, IEEE, Hamidreza Maghami, Student Member, IEEE,

Hossein Mirzaie[®], Student Member, IEEE, Manjunath Kareppagoudr, Student Member, IEEE, Siladitya Dey, Student Member, IEEE, Massoud Tohidian, Member, IEEE, and Gabor C. Temes, Life Fellow, IEEE

IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS–I: REGULAR PAPERS, VOL. 65, NO. 8, AUGUST 2018

Feedback OTA

Fig. 17. Chip micrograph of the proposed filter implemented in 1P4M 180 nm CMOS technology. Die size is 4×4 mm.

A 20kHz∼16MHz Programmable-Bandwidth 4th Order Active Filter using Gain-boosted Opamp with Negative Resistance in 65 nm CMOS

Jiye Lim, *Student Member, IEEE,* and Jintae Kim, *Senior Member, IEEE*

Accepted for TCAS II and pending publication Nov18

Fig. 1. A block diagram of 4th order programmable biquad filter.

The prototype filter is fabricated in 65nm CMOS and occupies 0.098mm². It features three programmable cutoff frequencies of 20kHz, 2MHz, and 16MHz

A 4th-Order Active-Gm-*RC* Reconfigurable (UMTS/WLAN) Filter Stefano D'Amico, Vito Giannini, and Andrea Baschirotto

IEEE JOURNAL OF SOLID-STATE CIRCUITS, VOL. 41, NO. 7, JULY 2006

$$
V_{IN}G_1 + V_{OUT}G_2 = V_x (G_1 + G_2 + sC)
$$
\n
$$
V_{OUT} = V_x \frac{-A_0}{1 + \tau s}
$$
\n
$$
\frac{V_{OUT}}{V_{IN}} = \frac{-\frac{A_0G_1}{\tau C}}{2 + \frac{1}{\tau G_1} + G_2 + \frac{1}{\tau G_1} + G_2 (1 + A_0)}
$$

$$
\frac{V_{OUT}}{V_{IN}} = \frac{-\frac{V_{OUT}}{\tau C}}{s^2 + s \left[\frac{G_1 + G_2}{C} + \frac{1}{\tau}\right] + \frac{G_1 + G_2(1 + A_0)}{\tau C}}
$$

Realizes 4th-order filter

C1 and CC tunable, R1 and R2 switchable

Operates in 2MHz and 20MHz ranges

A 28.8-MHz 23-dBm-IIP3 3.2-mW Sallen-Key Fourth-Order Filter With Out-of-Band Zeros Cancellation Marcello De Matteis, Federica Resta, Alessandra Pipino, Stefano D'Amico, and Andrea Baschirotto

TCAS II Dec 16

Fig. 1 . SK single-ended generic scheme, with auxiliary path.

The total area occupancy is 0.12 mm^2 3.2-mW power consumption 0.18u process

A 63-dB DR 22.5-MHz 21.5-dBm IIP3 Fourth-Order FLFB Analog Filter Marcello De Matteis, Alessandra Pipino, Federica Resta, Alessandro Pezzotta, Stefano D'Amico, and Andrea Baschirotto

IEEE JOURNAL OF SOLID-STATE CIRCUITS, VOL. 52, NO. 7, JULY 2017

Follow the Leader Feedback (a slight variant on the MLF approach)

Stay Safe and Stay Healthy !

End of Lecture 42

EE 508 Lecture 40

Some Recent Filter Structures

A Power-Efficient Reconfigurable OTA-C Filter for Low-Frequency Biomedical Applications

Sheng-Yu Peng, Member, IEEE, Yu-Hsien Lee, Tzu-Yun Wang, Student Member, IEEE, Hui-Chun Huang, Min-Rui Lai, Chiang-Hsi Lee, and Li-Han Liu

IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS–I: REGULAR PAPERS, VOL. 65, NO. 2, FEBRUARY 2018

 (b)

Recall the basic two-integrator loop

$$
V_{01}SC_1 = G_xV_{01} + g_{m1}V_{1N} + g_{m4}V_{02}
$$

$$
V_{02}SC_2 = g_{m3}V_{01}
$$

- This is a fully-differential implementation of the standard two-integrator loop
- MUX selects either LP or BP output

$$
\frac{V_{01}}{V_{1N}} = \frac{s \frac{g_{m1}}{C_1}}{s^2 + s \frac{g_{m2}}{C_1} + \frac{g_{m3}g_{m4}}{C_1C_2}}
$$
\n
$$
\frac{g_{m3}g_{m1}}{V_{1N}} = \frac{\frac{g_{m3}g_{m1}}{C_1C_2}}{s^2 + s \frac{g_{m2}}{C_1} + \frac{g_{m3}g_{m4}}{C_1C_2}}
$$

- This is a fully-differential implementation of the standard two-integrator loop
- MUX selects either LP or BP output

$$
\frac{V_{01}}{V_{1N}} = \frac{s \frac{g_{m1}}{C_1}}{s^2 + s \frac{g_{m2}}{C_1} + \frac{g_{m3}g_{m4}}{C_1C_2}}
$$
\n
$$
\frac{V_{02}}{V_{1N}} = \frac{\frac{g_{m3}g_{m1}}{C_1C_2}}{s^2 + s \frac{g_{m2}}{C_1} + \frac{g_{m3}g_{m4}}{C_1C_2}}
$$

OTAs operate in weak inversion

Adjust ω 0 by changing tail currents – claim in excess of 5 decades of adjustment Target 2Hz to 20KHz though claim can go much lower (claim to 10mHz range) and higher Bias current adjusted by changing charge on floating gate transistor Each biquad requires 0.12mm² of die area in 350nm process

Linearized OTA

Used computer iteration to size devices in OTA Good linearity and low power dissipation claimed

A 28nm-CMOS 100MHz 1mW 12dBm-IIP3 4th-order Flipped-Source-Follower Analog Filter Filter F. Fary1, M. De Matteis1, T. Vergine1,2 and A. Baschirotto1

ESSCIRC 2018 V_{DD} $\leq r_{ds3}$ MЗ M4 V_{in} $\geq r_{ds1}$ $C₁$ $M₁$ V_{out} REF $C₂$ $M₂$ $\leq r_{ds2}$ GND

Flipped-Source-Follower NMOS Biquadratic Cell

A=0.026mm2 for 4th order BW filter in 28nm process P approx. 1mW

$$
V_{OUT} (sC_1 + sC_2) + g_{m2}V_{GS2} - g_{m1}V_{GS1} = sC_1V_{GS2}
$$

\n
$$
V_{IN} = V_{GS1} + V_{OUT}
$$

\n
$$
V_{GS2} sC_1 + g_{m1}V_{GS1} = V_{OUT} sC_1
$$

Contract Contract Contract Contract

$$
\frac{V_{OUT}}{V_{IN}} = \frac{g_{m1}g_{m2}}{s^2C_1C_2 + sC_1g_{m2} + g_{m1}g_{m2}}
$$

$$
\omega_0 = \sqrt{\frac{g_{m1}g_{m2}}{C_1C_2}}
$$
\n
$$
Q = \sqrt{\frac{g_{m1}}{g_{\partial m2}}\frac{C_2}{C_1}}
$$

A New Method to Design Multi-Standard Analog Baseband Low-Pass Filter

Ersin Alaybeyoğlu*1,* Hakan Kuntman*²*

[2017 10th International Conference on Electrical and Electronics Engineering](https://ieeexplore.ieee.org/xpl/mostRecentIssue.jsp?punumber=8255768) (ELECO)

 σ α

$$
\frac{V_{LP}}{V_{in}} = \frac{g_{m1}g_{m2}}{s^2 C_1 C_2 + s C_1 g_{m1} + g_{m1} g_{m2}}
$$

$$
w_0 = \sqrt{\frac{g_{m1}g_{m2}}{C_1 C_2}}
$$

$$
Q = \sqrt{\frac{C_2 g_{m2}}{C_1 g_{m1}}}
$$

10MHz – 40MHz

Projected Area 0.02mm² in 180nm proc

Low-Power *Gm−C* Filter Employing Current-Reuse Differential Difference Amplifiers

John S. Mincey, *Student Member, IEEE*, Carlos Briseno-Vidrios, *Student Member, IEEE*, Jose Silva-Martinez, *Fellow, IEEE*, and Christopher T. Rodenbeck, *Senior Member, IEEE*

IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS—II: EXPRESS BRIEFS, VOL. 64, NO. 6, JUNE 2017

Typical Differential Implementation

Typical Single-Ended Implementation

Require 4 OTAs

Fig. 3. (a) Conventional differential pair. (b) DDP using half the bias current. (c) Current-reuse DDA.

> Dual Differential Pair: DDP Dual Different Amplifier: DDA

Current Reuse offers potential for significant power reduction

Dual input OTA

$$
I_{\text{OUT}} = g_{\text{mA}} V_{A} + g_{\text{mB}} V_{B}
$$

Consider:

$$
\frac{1}{V_{\text{IN}}} = -\frac{1}{\left(s^2C_1C_2 + sC_2g_{\text{m1A}} + g_{\text{m1B}}g_{\text{m2B}}\right)}
$$

Realizes 2nd-order lowpass with just 2 OTAs

Dual input OTA

$$
I_{\text{OUT}} = g_{\text{mA}} V_{A} + g_{\text{mB}} V_{B}
$$

$$
I_{\text{OUTA}} = g_{m2} V_{IN1}^{-} + g_{m4} V_{IN2}^{-}
$$

$$
I_{\text{OUTB}} = g_{m1} V_{IN1}^{+} + g_{m3} V_{IN2}^{+}
$$

Dual input OTA

2nd Order Lowpass Biquad using Current-reuse OTA

Dual input OTA

Sixth-order Butterworth *Gm−C* filter was fabricated

- 180-nm CMOS process
- total chip area of 0.21 mm²
- 65MHz Band Edge
- 1.3mW/pole

A $0.9V$ 75MHz 2.8mW 4th-Order Analog Filter in CMOS-Bulk 28nm Technology

F. Ciciotti, M. De Matteis, and A. Baschirotto

ISCAS 2018

A $0.9V$ 75MHz 2.8mW 4th-Order Analog Filter in CMOS-Bulk 28nm Technology

F. Ciciotti, M. De Matteis, and A. Baschirotto

Fig. 2. Op Amp with feedforward compensation and O-CMFB circuit

CMOS 28nm process

4-bit capacitor arrays are used for frequency response programmability Filter covers the 40–105MHz range 0.7mW/pole Area = 0.08 mm²

Stay Safe and Stay Healthy !

End of Lecture 40